| Notice of Allowability | Application No. | Applicant(s) | - | |
|--|--|--|---------------------|--|
| | 10/651,839 | BICSAK ET AL. | | |
| | Examiner | Art Unit | | |
| | Todd Ingberg | 2193 | | |
| The MAILING DATE of this communication appeal All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI | (OR REMAINS) CLOSED in this a or other appropriate communication GHTS. This application is subject | pplication. If not includ on will be mailed in due | led course. THIS | |
| 1. This communication is responsive to <u>11/3/06</u> . | | | | |
| 2. ☑ The allowed claim(s) is/are <u>1-15</u> . | | | • | |
| Acknowledgment is made of a claim for foreign priority ur a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received: | been received. been received in Application No. | | ation from the | |
| Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. | | y complying with the re | equirements | |
| 4. A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which give | | | NOTICE OF | |
| 5. CORRECTED DRAWINGS (as "replacement sheets") mus | st be submitted. | | | |
| (a) I including changes required by the Notice of Draftspers | son's Patent Drawing Review (PT0 | O-948) attached | | |
| 1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date | • | | | |
| (b) including changes required by the attached Examiner's Paper No./Mail Date | s Amendment / Comment or in the | Office action of | | |
| Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in t | | | e back) of | |
| 6. DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT | | | Note the | |
| | | | | |
| Attachment(s) | 5 Days - district | D | | |
| Notice of References Cited (PTO-892) D Notice of Draftperson's Patent Drawing Review (PTO-948) | 5. Notice of Informal | • • | | |
| Information Disclosure Statements (PTO/SB/08), | Paper No./Mail D | Interview Summary (PTO-413), Paper No./Mail Date <u>11/27/06</u>. Examiner's Amendment/Comment | | |
| Paper No./Mail Date 4. Examiner's Comment Regarding Requirement for Deposit | | | owance | |
| of Biological Material | | 8. Examiner's Statement of Reasons for Allowance | | |
| | 9. ☐ Other <i>C</i> | -and | | |
| | P | TODD INGBERG RIMARY EXAMINER | · } | |

Art Unit: 2193

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Francis Maquire on November 27, 2006.

The application has been amended as follows:

MARKED COPY

Claim 1

A method for execution on a signal processing unit for constructing a control flow graph from a computer executable program the instructions of which belong to one or more computer architecture instruction sets, said method comprising defining a number of block leader types including at least one type related to an instruction set change, block leaders specifying basic block boundaries in the program, said basic blocks including instructions or data, building a control flow graph structure comprising basic blocks found in the program, adding control flow and addressing information to said control flow graph by propagating through said basic blocks and internals of said basic blocks [thereof].

Claim 13

A system for constructing a control flow graph from a computer executable program, the instructions of which belong to one or more computer architecture instruction sets, said system comprising a processing device and a memory device for processing and storing instructions and data, and a data transfer device for accessing data, said system arranged to define a number of block leader types including at least one type related to an instruction set change, block leaders specifying basic block boundaries in the program, said basic blocks including instructions or data, said system further arranged to build a control flow graph structure comprising basic blocks found in the program, and to add control flow and addressing information to said control flow graph by propagating through said basic blocks and internals of said basic blocks and stored on said memory device [thereof].

Claim 15

A system for constructing a control flow graph from a computer executable program, the instructions of which belong to one or more computer architecture instruction sets, said system comprising a processing means and a memory means for processing and storing instructions and data, and a data transfer device for accessing data, said system arranged to define a number of

Art Unit: 2193

block leader types including at least one type related to an instruction set change, block leaders specifying basic block boundaries in the program, said basic blocks including instructions or data, said system further arranged to build a control flow graph structure comprising basic blocks found in the program, and to add control flow and addressing information to said control flow graph by propagating through said basic blocks and internals of said basic blocks and stored on said memory device [thereof].

CLEAN COPY

Claim 1

A method for execution on a signal processing unit for constructing a control flow graph from a computer executable program the instructions of which belong to one or more computer architecture instruction sets, said method comprising defining a number of block leader types including at least one type related to an instruction set change, block leaders specifying basic block boundaries in the program, said basic blocks including instructions or data, building a control flow graph structure comprising basic blocks found in the program, adding control flow and addressing information to said control flow graph by propagating through said basic blocks and internals of said basic blocks and stored on said memory device.

Claim 13

A system for constructing a control flow graph from a computer executable program, the instructions of which belong to one or more computer architecture instruction sets, said system comprising a processing device and a memory device for processing and storing instructions and data, and a data transfer device for accessing data, said system arranged to define a number of block leader types including at least one type related to an instruction set change, block leaders specifying basic block boundaries in the program, said basic blocks including instructions or data, said system further arranged to build a control flow graph structure comprising basic blocks found in the program, and to add control flow and addressing information to said control flow graph by propagating through said basic blocks and internals of said basic blocks and stored on said memory device.

Claim 15

A system for constructing a control flow graph from a computer executable program, the instructions of which belong to one or more computer architecture instruction sets, said system comprising a processing means and a memory means for processing and storing instructions and data, and a data transfer device for accessing data, said system arranged to define a number of block leader types including at least one type related to an instruction set change, block leaders specifying basic block boundaries in the program, said basic blocks including instructions or data, said system further arranged to build a control flow graph structure comprising basic blocks found in the program, and to add control flow and addressing information to said control flow graph by propagating through said basic blocks and internals of said basic blocks and stored on said memory device.

Application/Control Number: 10/651,839

Art Unit: 2193

REASONS FOR ALLOWANCE

2. The following is an examiner's statement of reasons for allowance:

The invention has an aspect of reverse engineering from an executable to intermediate forms (CFG). Reverse engineering is a field of its own. One example is USPN # 6,061,513

Scandura where the executable is reverse back to intermediate form Abstract Syntax Trees

(ASTs), which in compiler theory is the step prior to Control Flow Graphs. Scandura then allows a user to select which programming language to generate source code. Scandura actually reverses from an executable to far to meet the limitations of the claimed invention and Scandura does not roll forward supporting another instruction set architecture.

In terms of prior art that performs retargeting several references that teach retargeting compilers are of record. One is USPN #5,920,721 Hunter who among other teachings teaches generation from source to multiple versions of an instruction set architecture. The source to executable (rolling forward) is the traditional approach to producing an executable.

Skidmore USPN #5,488,714 processes source code modules for the sake of source code conversion. Clearly Skidmore does not start with an excecutable.

The closest prior art of record is USPN # 5,918,035 Van Praet et al, who generates retargeted code from a simulator. Column 3, lines 1 to 16 state "the model is an instruction level simulator" and "... all code generation phases find the information they need in the model without any analysis needed." the claimed invention the model is the existing executable and analysis is required to extract the required structures CFG and data.

The claimed invention also mentions the space to incorporate retargeting information (data structure) during the operation. The Examiner in an effort to determine if a de facto

standard for such as layout existed reviewed HMDES Version 2.0 Specification and the MOVE framework.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Correspondence Information

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Todd Ingberg whose telephone number is (571) 272-3723. The examiner can normally be reached on during the work week..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Page 6

Primary Examiner Art Unit 2193